This site uses cookies. By continuing to use this site, closing this banner, or clicking "I Agree", you agree to the use of cookies.
Read our cookies policy and privacy statement for more information.
Stand with UkraineDonate
- Home
- California
- California State University-Sacramento
- Course info
- cpe-274 - advanced-timing-analysis
California State University-Sacramento Course Info
Sacramento, California
Course Info
Search for courses by clicking on letters of the alphabet or by using a search bar. Explore course description, number of credits required and course sequences to satisfy graduation requirements.
CPE 274
Advanced Timing Analysis
Timing analysis of Application Specific Integrated Circuit (ASIC) designs: Topics include ASIC design methodology, static timing analysis, timing design constraints, design reports, clock timing issues, timing exceptions, operating conditions, hierarchical analysis, analyzing designs with asynchronous logic, performance measurement and power issues.
Units: 3.0
Prerequisites:
CPE 273 - Hierarchical Digital Design Methodology
and
CSC 273 - Hierarchical Digital Design Methodology
and
EEE 273 - Hierarchical Digital Design Methodology